Abstract-The in-plane and interlayer waveguide-type couplers between crystalline Si and amorphous-Si:H wire waveguides, for 2D/3D hybrid-material integration are presented in this paper. The in-plane-type coupler achieves stable coupling between two waveguides by using tapers located at the tips of the waveguides. The interlayer-type coupler can connect two waveguides, despite an interlayer distance of 1 μm, with a simple process flow, by introducing a trident structure. An experiment was conducted in which the in-plane and interlayer-type couplers realized low coupling losses (coupling efficiencies) of 0.16 dB (96%) and 0.49 dB (89%) per coupler, respectively.
I. INTRODUCTION
A N OPTICAL interconnection is regarded as an effective technique that can realize larger-capacity and higherspeed transmissions, when compared to conventional electrical wiring. In order to realize a large-capacity optical interconnection, silicon photonics is an essential component technology; the core materials are crystalline silicon (c-Si) and silicon dioxide. Silicon photonics is compatible with CMOS fabrication processes, and its high refractive-index contrast structures allow for a small footprint [1] . So far, a number of c-Si based devices such as low-loss wire waveguides, passive devices [2] , and active devices including modulators exist [3] , [4] .
However, c-Si does not meet the requirements for some complex optical devices and systems because of its material properties. Unfortunately, c-Si has a poor luminescence property [5] and high optical nonlinearity [6] . In addition, it cannot be stacked as a multilayer owing to the high temperatures (of over 1000°C) involved in deposition. In order to solve this problem, hybrid-material platforms have been widely studied. For example, an integration of III-V materials on Si [7] - [9] or Si/SiO 2 /SiN platforms has been reported [10] , [11] to overcome the disadvantages of c-Si.
Another approach is to use hydrogen-terminated amorphous Si (a-Si:H). Recent works show that the optical nonlinearity coefficient of a-Si:H can be changed from a high value to a low value, by changing its deposition conditions, in comparison with c-Si [12] - [14] . Using the highly nonlinear property of aSi:H, efficient wavelength conversion via four-wave mixing in a relatively compact a-Si:H wire waveguide was demonstrated [15] . An important factor in the deposition is the temperature. aSi:H can be deposited on Si at low temperatures (around 300°C), with no damage to the underlying layers in the case of a backend process. It is reported that a-Si:H can be stacked repeatedly and that it can realize multilayers easily for 3D optical integrated circuits because of this property [16] - [18] .
There are still shortcomings for a-Si:H, such as the impossibility of current injection owing to low carrier mobility; this creates difficulties in realizing high-speed optical modulators or phase-change devices. Therefore, the integration of c-Si and a-Si:H as complementary materials provides various functions for an optical integrated circuit. Fig. 1 shows a conceptual diagram of a wavelength-divisionmultiplexed (WDM) transmitter using the hybrid integration of III-V compound semiconductor materials, c-Si, and a-Si:H. Light is generated by a III-V and a-Si:H ring resonator and it is modulated by a c-Si modulator using current injection. Then, the signals are transmitted to a second a-Si:H layer by high-efficiency couplers between the stacked layers. Finally, the signals are gathered by arrayed waveguides and coupled to an optical fiber. It is reported that the power tends to concentrate at the ring resonators, which are located on both sides of the III-V material, causing nonlinearity in the core and worsening the lasing property [19] . This problem can be avoided by using a-Si:H with low nonlinearity as the ring resonator. Moreover, the second layer can be used actively, which increases the flexibility and reduces the circuit size.
A key component required for such hybrid devices is an efficient light-coupling device between the two waveguides of c-Si and a-Si:H. In this paper, we propose and demonstrate the in-plane and interlayer waveguide-type couplers for 2D/3D hybrid-material integration. In Section II, the in-plane-type couplers are described, and Section III describes the interlayer-type couplers. In each section, we explain the device design, fabrication process, and experimental results.
II. IN-PLANE-TYPE COUPLER
Several reports describe the interlayer connections between different material waveguides [10] , [11] , [20] , [21] . However, an in-plane connection has not yet been reported. Using differentmaterial integration in the same layer, high integration density can be achieved.
A. Device Design
As a premise for the device design, it was assumed that a basic wire waveguide of c-Si (refractive index: 3.48) or a-Si:H (refractive index: 3.58) having a height of 220 nm and width of 450 nm was buried in SiO 2 (refractive index: 1.44). For these conditions, we designed structures with a wavelength of 1.55 μm operating in the TE mode using the Eigen mode expansion method and the finite-difference method.
One of the problems in designing couplers is the misalignment that occurs during electron beam lithography (EBL). The following discussion is based on the assumption that the controllable alignment accuracy in a state-of-the-art EBL and stepper is better than 50 nm [22] .
The in-plane-type structure can be described with the help of Fig. 2 . By introducing linear tapers into a directional coupler as described in [20] , a coupler with a tolerance for variations in waveguide width and the refractive index of a-Si:H can be obtained. Table I shows the parameters of the in-plane-type coupler. In Fig. 2 and L OL represents the overlapping length of the c-Si waveguide and the a-Si:H waveguide along the z-direction. Initially, W gap was set as 150 nm. Fig. 3 shows L t dependence of coupling efficiency on for each W tip , when L OL is set to L t /2. This relationship demonstrates that longer taper lengths correspond to higher coupling efficiencies. When L t is longer than 50 μm, for a W tip of 150 nm, more than 95% coupling efficiency is achieved. Wider W tip show some fringes due to reflection, and narrower W tip need longer taper lengths to attain the maximum coupling efficiency. Thus, from this figure, in order to yield a small footprint, a length of L t = 50 μm and a width of W tip = 150 nm are adopted in our experiments.
For this condition, Fig. 4 shows L OL dependence of coupling efficiency for each W gap . It was found that the coupling efficiency increases for smaller W gap . From Fig. 4(a) and (b) , when the phase is as shown in (a), a high coupling efficiency is achieved. In other cases, light cannot transit smoothly to the other waveguides and many reflections occur as shown in (b). While considering the distance between the cores (further discussion of which will be given in Section II-B), W gap was set to 150 nm. At this time, the coupling efficiency was more than 95% in the range of L OL = 13 − 30 μm; hence, L OL was set to 25 μm.
Fig . 5 shows the misalignment dependence of coupling efficiency. From this figure, it is observed that a high coupling efficiency of more than 90% is achievable for the presumed misalignment and change in index. In addition, by numerical analysis it is found that, when the thickness of a-Si:H changes by around 10%, the decrease in the coupling efficiency is less than 1%.
For in-plane integration, a sacrificial layer is required (further discussion on this is given in Section II-B). The sacrificial layer is a thin intermediate layer between the c-Si and a-Si:H layers, and is used as an etch-stop layer. Fig. 6 shows dependence of coupling efficiency on thickness of sacrificial layer. By this numerical analysis, a high coupling efficiency of more than 85% is maintained in the range of 0-400 nm of sacrificial layer despite the in-plane-type design. Moreover, considering the fabrication conditions (that are mentioned in the next section), the sacrificial layer thickness is set to 200 nm. For this value, a coupling efficiency of approximately 93% is attainable.
B. Fabrication
The in-plane integration can be realized by a three-step EBL process. The process flow is shown in Fig. 7 . An essential part of this process flow is the deposition of a SiO 2 sacrificial layer. In order to cover a c-Si waveguide from an a-Si:H etching, a thin SiO 2 sacrificial layer must be introduced before the a-Si:H deposition.
First, on a silicon-on-insulator chip with a 220-nm-thick top silicon layer and a 3-μm-thick buried oxide layer (1), alignment marks were formed by EBL and metal evaporation (20-nm Ti/100-nm Au) (2) . Next, a 700-nm thick ZEP520A-C 60 resist [23] was spin-coated, and a c-Si waveguide was patterned by EBL and inductively-coupled-plasma-reactive-ion-etching with CF 4 /SF 6 mixed gas (3). After that, SiO 2 was deposited as a sacrificial layer by plasma-enhanced chemical vapor deposition (PECVD) (4). Then, a 220-nm-thick a-Si:H was deposited using PECVD (5), and the a-Si:H waveguide was formed in the same way (6) . Finally, SiO 2 was deposited as a cladding layer. Fig. 8(a) shows cross-sectional view of Fig. 7(5-6) . Fig. 8(b) shows a scanning electron microscope (SEM) image of the cross-sectional view of the c-Si waveguide after depositing a 200-nm sacrificial layer and a 220-nm layer of a-Si:H. After this, when the proceeding etching of 350 nm was conducted, the appropriate states shown in Fig. 8 (c) were realized. As shown in Fig. 8(b) , there is a stretch of upper layer (sacrificial layer and a-Si:H layer) on the c-Si waveguide. Thus, close attention must be paid to both the thickness of the sacrificial layer and the etching amount of the a-Si:H because there is the possibility that a-Si:H remains on the edge of the c-Si waveguide. If the etching amount is not sufficient, a-Si:H remains on parts of the edge of the c-Si waveguide as shown in Fig. 9(a) . However, if the etching amount increases extremely (or the sacrificial layer is too thin), this results in the c-Si waveguide being etched as shown in Fig. 9(b) . In such a situation, there is a proper condition that the c-Si is covered with the sacrificial layer, and the a-Si:H does not remain as shown in Fig. 8(c) . In this paper, as per such an appropriate condition, a 350-nm etching amount and 200-nm sacrificial layer thickness are adopted.
In this condition, the a-Si:H waveguide must be formed in the area depicted using the asterisk symbol ( * ) in Fig. 8(b) ; hence, it is required that the a-Si:H waveguide is located 300 nm away from the c-Si waveguide. If the W gap is 100 nm, then the distance between the cores will be 320 nm; if W gap is 150 nm, then the distance between the cores will be 370 nm. Therefore, W gap is set to 150 nm because W gap = 100 nm (distance between cores = 320 nm) cannot be formed owing to a misalignment of ±50 nm. Fig. 10 shows the cross-sectional view of the fabricated coupling region under this condition. It can be observed from this figure that, although undesired, a rib-waveguide shape is formed by the insufficient etching of the c-Si.
C. Measurement Results
The measurement system is illustrated in Fig. 11 . An amplified spontaneous emission light source is used as the input power source. The light is TE-like polarized, using a polarizer and polarization controller, and is coupled to the device un- der test (DUT) by a lens-tipped single-mode fiber after passing through a polarization splitter. The light output from the DUT is coupled to an optical spectrum analyzer via an optical fiber.
As shown in Figs. 11 and 12 , the outline of the fabricated pattern is serpentine, and it has 5, 9, or 13 couples in the waveguides. In addition, because the pattern has a point symmetrical shape, the coupling efficiency of the coupler can be evaluated from the margins of the transmission losses of the waveguides, regardless of the waveguide loss. Fig. 13 shows transmittance of in-plane-type coupler as a function of the number of coupling structures at λ of 1.55 μm. From this data, it can be seen that the in-plane-type coupler achieved a coupling efficiency (coupling loss) of 96.4% (−0.16 dB) per transition at a λ of 1.55 μm. In addition, the in-plane-type coupler shows an almost constant coupling loss of around 0.2 dB in the C-band region. It this experiment, antireflection coating was not applied for the facet of the waveguide; hence, the Fabry-Pérot resonance between the facets causes fine ripples.
A difference between the original design and the design in Fig. 10 is the rib-waveguide shape, which is caused by insufficient etching. However, numerical analyses reveal that the coupling efficiency does not vary (even when assuming a ∼20-nm rib). Thus, we conclude that the rib part does not influence the coupling property.
III. INTERLAYER-TYPE COUPLER

A. Device Design
Two types of couplers have been reported as devices that can transmit light from layer to layer. One is a grating coupler, and the other is a directional coupler [11] , [17] , [18] , [20] , [21] . However, these couplers have trade-offs between the complexity of the device or the interlayer thickness. We proposed and demonstrated a high-efficiency grating coupler with a metal mirror that enables transmission with an arbitrary interlayer thickness-even with several μm of thickness [24] . However, this requires the accurate formation of grating; moreover, several of the mask processes include metal deposition. On the other hand, the directional-type coupler has a simple structure; hence, it can be fabricated easily and it can achieve a high coupling efficiency (but only at limited transmission distances such as several hundred nm). Reference [20] demonstrated a directional-type coupler with an interlayer thickness of 200 nm; however, this coupler caused interlayer crosstalk that could not be ignored. Another report describes a 600-nm interlayer and second-core concept [21] , but then, the process flow becomes complicated. From the preceding discussion, a simple grating coupler structure using only Si and SiO 2 for μm-range transmissions may be attractive.
Towards this purpose, we propose a directional coupler with a trident structure as shown in Fig. 14 ; this coupler has a simple fabrication process, and it can be applied for interlayer transmissions across relatively long distances. The trident structures have parallel waveguides, which are located around two connected waveguides that taper. It is reported that a trident-type spot-size converter between wire waveguides and a laser diode exhibits high performance optical coupling and a high tolerance for misalignment [25] . In this work, we utilize this structure as an interlayer coupler. Fig. 15 shows the interlayer thickness dependence on the device length for each vertical coupler. Although the conventional coupling structure, shown in [20] , needs a 1-cm device length to achieve a coupling efficiency of 95%, in the case of an interlayer thickness of 1 μm, a device length of less than 400 μm is sufficient for the proposed trident coupler.
The reason for this is explained by Fig. 16 . Fig. 16 (a) and (b) shows the mode field profiles of a single-taper waveguide and trident waveguide, respectively. It is observed that the trident waveguide realizes bigger mode fields than the singletaper waveguide of the same device length. As a result, we can expect the trident structure to use a shorter length to achieve a higher coupling efficiency when the interlayer distance is large. This coupler is divided into a left side and right side, as shown in Fig. 14 . The left side is designed first. Parameters of the interlayer-type coupler are shown in Table II . L 1 and L 2 indicate the taper lengths of the left hand and right hand sides, respectively, and L OL1 and L OL2 indicate the overlapping lengths of the left hand and right hand sides, respectively. W tip signifies the tip width of the taper and W gap signifies the gap width between the connected waveguides along the x-direction, as in the in-plane-type coupler. In this paper, W wg indicates the width of the side waveguides and it is set to a constant value of 250 nm. Because the interlayer crosstalk is small enough to be ignored with an interlayer distance D of over 1 μm [16] , D is set to 1 μm. Fig. 17 shows the L 1 dependence on the coupling efficiency, when the overlap length L OL1 is L 1 /2 for each W gap . When L 1 is extended, the coupling efficiency is increased and a small W gap provides a short taper length. During fabrication, a W gap of less than 200 nm is difficult to form, so W gap is set to 200 nm. Moreover, L 1 is set to 20 μm because a coupling efficiency of 95% is achieved for all L 1 > 20 μm. Under these conditions, L OL1 is varied in Fig. 18 . In this figure, when L OL1 is set to 20 μm, the footprint of the left side is minimized, and a coupling efficiency of 95% is achieved; thus, L OL1 is set to 20 μm. The right side is designed in a similar fashion. Fig. 19(a) shows the L 2 dependence on the coupling efficiency when the overlap length L OL2 is L 2 /2. This figure shows that the coupling efficiency is higher than 95% when L 2 > 200 μm. Thus, L 2 is set to 200 μm. Fig. 19(b) shows the L OL2 dependence when L 2 = 200 μm. For a small footprint, L OL2 is set to 125 μm, and a coupling efficiency of 95% is achieved. Under this condition, W tip is varied as shown in Fig. 20(a) . From this figure, by deciding that W tip = 150 nm even if W tip varies by ±50 nm, the coupling efficiency remains higher than 95%. Thus, W tip is set to 150 nm. Finally, Fig. 20(b) shows misalignment dependence of coupling efficiency. It is indicated that a high coupling efficiency of more than 95% is achievable for the presumed misalignment and index variation. In addition, by numerical analysis it is found that, when the thickness of a-Si:H changes by around 10%, the decrease in coupling efficiency is less than 3.5%.
B. Fabrication
The process flow for the fabrication of the interlayer coupler is essentially identical to that of the in-plane coupler explained in Fig. 7 , except for the introduction of a chemical mechanical polishing (CMP) process to replace the sacrificial layer with an overetching condition. This process flow is shown in Fig. 21 .
First, a wafer that has alignment marks and a c-Si pattern must be fabricated as shown in Fig. 21(1-3) . Next, an interlayer of 1.5-μm-thick SiO 2 is deposited by PECVD and flattened by a CMP process to obtain a thickness of 1 μm, with the thickness controlled by an ex situ thickness monitor (4). Then, 220-nm-thick a-Si:H is deposited by PECVD (5), and an aSi:H waveguide is formed in the same way (6) . Finally, SiO 2 is deposited as a cladding layer. Fig. 22 shows the cross section of the fabricated device. This figure confirms the fabrication of the parallel waveguides, but there are problems with the tails at the lower parts of the c-Si waveguides and with the thicker intermediate layer. The appearance of tails is a result of insufficient etching. The reason for this is the same as that in the in-plane-type coupler-the tails cause mode field shifts on the underside. In addition, the intermediate layer is 1.12-μm thick despite the intended design of 1 μm; this discrepancy is caused by an inaccuracy in the thickness measurement.
C. Measurement Result
The measurement system and the fabricated pattern are the same as that of the in-plane-type shown in Figs. 11 and 12 . The coupling efficiency of the coupler is evaluated from the margins of the transmission losses of the waveguides, regardless of the waveguide loss. Fig. 23 shows the number of coupling structures dependent on the optical transmission power. Based on this result, it can be inferred that the interlayer-type coupler achieves a coupling efficiency (coupling loss) of 89.3% (−0.49 dB) per transition.
In a simulation, when the intermediate layer thickness D was 1.12 μm, the coupling efficiency was 89.8%, which is in agreement with the measurement results. Thus, it is concluded that the main cause of the drop in coupling efficiency is the thicker intermediate layer. In the dependence of wavelength, the FabryPérot resonance between facets causes fine ripples similar to those in the in-plane-type coupler. In addition, an increase in the coupling loss was observed at longer wavelengths. This may be due to the light leakage to the side Si-slab portion (we did not etch the whole Si layer, only a 5-μm trench was etched to save lithography time), since longer wavelengths have larger mode sizes.
IV. CONCLUSION
We demonstrated that the in-plane and interlayer-type couplers between c-Si and a-Si:H wire waveguides for 2D/3D hybrid-material integration were effective. The in-plane-type coupler realized stable coupling between two spaced waveguides by using a linear taper located at the tips of the waveguides. By introducing a trident structure, the interlayer-type coupler connected two waveguides efficiently with an interlayer distance of 1 μm via a simple structure. We applied an in-plane-type process with a sacrificial layer, and a conventional interlayer-type process to these two couplers. Experimentally, the in-plane and interlayer-type couplers achieved coupling efficiencies of 96.4% (−0.16 dB) and 89.3% (−0.49 dB) per coupler, respectively. This result demonstrates the high performance of the waveguide-type couplers in terms of high coupling efficiency and high tolerance; thus, paving the way to develop hybrid integrated optical circuits.
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